

EAST - [Untitled1:1]

File View Edit Tools Window Help

Drafts

Pending

Active

L1: (810) (end adj10 tr

L2: (31) 11 same (addre

L3: (0) 12 and (process

L4: (23) 12 and process

Failed

Saved

Favorites

Tagged (0)

UDC

Queue

Trash

Search

Let

Browse

Queue

Clear

DBs

USPAT

Default operator: OR

Plurals

Highlight all hit terms initially

BRS form

IS&R form

Image

Text

HTML

	Type	L #	Hits	Search Text	DBs	Time Stam	Comment	Error	Definit	Er
1	BRS	L1	810	(end adj10 transfer) same signal same bus	USPA T	2006/08/1 5 17:37				
2	BRS	L2	31	11 same (address near5 generat\$3)	USPA T	2006/08/1 5 17:37				
3	BRS	L3	0	12 and (processor near10 cell)	USPA T	2006/08/1 5 17:39				
4	BRS	L4	23	12 and processor	USPA T	2006/08/1 5 17:39				

Start

EAST - [...]



⌚ Pending

☒ Active

ⓂL1: (810) (end adj10 tr

• L2: (31) 11 same (addre

ML3: (0) 12 and (process

✓ L4: {23} 12 and process:

❌ Failed

 Saved

Favorites

Tagged (0)

UDC

 Queue

Trash

1000

Browse

၆၆၆၆၆၆

४२३

BSg

LSPAT

☒ Plutals

Default operator: **OR** ▼

☒ Highlight all hit terms initially

12 and processor

4. BRS form

15&R form

 Image

聖 Text

 HSB

	U	I	Document ID	Issue Dat	Pages	Title	Current OR	Current X	▲
1	<input type="checkbox"/>	<input type="checkbox"/>	US 6865656 B2	20050308	25	Method and system for efficient transfer of d	711/165	709/216;	
2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6707569 B1	20040316		Image input/output control svstem	358/1.15	711/100; 358/1.14;	
3	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6438627 B1	20020820		Lower address line prediction and substitu	710/35	710/300; 710/305;	
4	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6055619 A	20000425		Circuits, system, and methods for processing	712/36	704/270; 712/35	
5	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5890196 A	19990330		Method and apparatus for performing page mod	711/105		
6	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5784582 A	19980721		Data processing system having memory controlle	710/117		
7	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5761719 A	19980602		On-chip memory map for processor cache macro	711/139	711/138; 711/145	
8	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5754825 A	19980519		Lower address line prediction and substitu	710/35	710/33	
9	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5740382 A	19980414		Method and apparatus for accessing a chip-se	710/113	711/169	
10	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5664104 A	19970902		Transfer processor including a plurality o	709/224	370/216; 714/43	
11	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5652905	19970729		Data processing unit	709/234	712/30	▼

EAST - [Untitled1:1]

File View Edit Tools Window Help

☐ Drafts
☐ Pending
☒ Active
 L1: (810) (end adj10 tr
 L2: (31) 11 same (addre
 L3: (0) 12 and (process
 L4: (23) 12 and process
☐ Failed
☐ Saved
☐ Favorites
☐ Tagged (0)
☒ UDC
☐ Queue
☐ Trash

Search List Browse Queue Clear
 DBs: USPAT ☒ Plurals ☒ Highlight all hit terms initially
 Default operator: OR

12 and processor

☒ BRS form ☒ IS&R form ☒ Image ☒ Text ☒ HTML

	U	I	Document ID	Issue Dat	Pages	Title	Current OR	Current X
12	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5463753 A	19951031		Method and apparatus for reducing non-snoop	711/146	710/105; 711/118;
13	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5423009 A	19950606		Dynamic sizing bus controller that allows	710/307	
14	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5353415 A	19941004		Method and apparatus for concurrency of bus	710/310	711/115
15	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5109491 A	19920428		Memory management device	711/207	
16	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 5043937 A	19910827		Efficient interface for the main store of a dat	711/147	711/169
17	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 4928246 A	19900522		Multiple channel data acquisition svstem	700/8	340/825; 341/142
18	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 4901229 A	19900213		Parallelized rules processing svstem using	706/10	706/48; 706/50;
19	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 4799146 A	19890117		System for displaying graphic information on	710/260	
20	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 4638477 A	19870120		Packet exchange data transmission svstem	370/400	370/452
21	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 4611279 A	19860909		DMA asynchronous mode clock stretch	711/106	713/400
22	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 4530053	19850716		DMA multimode transfer	710/22	